# E/P-Tile Projects at AI Tinkerers

> Canonical HTML: https://aitinkerers.org/technologies/e-p-tile
> Markdown URL: https://aitinkerers.org/technologies/e-p-tile.md
> Technology record last updated: 2026-02-24T20:08:15Z
> Generated: 2026-09-20T13:44:36Z

E/P-Tile is Intel's modular, high-speed transceiver architecture for Agilex FPGAs: E-Tiles handle 58 Gbps networking, and P-Tiles manage processor I/O like PCIe Gen4.

E/P-Tile technology is the backbone of Intel's heterogeneous integration strategy for Agilex FPGAs, leveraging the Embedded Multi-Die Interconnect Bridge (EMIB) for specialized die-to-die communication. The P-Tile (PCI Express Tile) provides hardened IP for high-speed processor interfaces, specifically implementing PCIe Gen4 standards across up to x16 lanes. Complementing this, the E-Tile (Ethernet Tile) is the high-bandwidth networking component, offering hardened IP for protocols like 25GbE and supporting transceiver speeds up to 58 Gbps. This modular design allows developers to precisely tailor I/O and protocol support for demanding data center and telecom applications.

- Official technology site: https://www.intel.com/content/www/us/en/products/details/fpga/training/introduction-to-p-tile.html
- Public AI Tinkerers demos and talks: 0
- Result page: 1 of 1

## Recent Public Talks and Demos

No public projects are currently indexed for this technology.